



# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FI	LING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/828,556	04/05/2001		Anthony P. Mauro	010034	6493
23696	7590	09/08/2005		EXAM	INER
Qualcomm	Incorpora	ated	FIELDS, COURTNEY D		
Patents Depa 5775 Moreho		<b>;</b>	ART UNIT	PAPER NUMBER	
San Diego, CA 92121-1714				2137	
				DATE MAILED: 09/08/200	5

Please find below and/or attached an Office communication concerning this application or proceeding.

j							
	Application No.	Applicant(s)					
	09/828,556	MAURO ET AL.					
Office Action Summary	Examiner	Art Unit					
	Courtney D. Fields	2137					
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply							
A SHORTENED STATUTORY PERIOD FOR REPLY WHICHEVER IS LONGER, FROM THE MAILING DA  - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication.  - If NO period for reply is specified above, the maximum statutory period v  - Failure to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNI 36(a). In no event, however, may a vill apply and will expire SIX (6) MOI , cause the application to become A	CATION. reply be timely filed  NTHS from the mailing date of this communication. BANDONED (35 U.S.C. § 133).					
Status							
1) Responsive to communication(s) filed on 24 Ju	<u>ıne 2005</u> .						
2a) ☐ This action is <b>FINAL</b> . 2b) ☑ This	This action is <b>FINAL</b> . 2b)⊠ This action is non-final.						
	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.						
Disposition of Claims							
4) ☐ Claim(s) 1-20 is/are pending in the application. 4a) Of the above claim(s) is/are withdrawn from consideration.  5) ☐ Claim(s) is/are allowed.  6) ☐ Claim(s) 1-20 is/are rejected.  7) ☐ Claim(s) is/are objected to.							
8) Claim(s) are subject to restriction and/o	r election requirement.						
Application Papers							
9) The specification is objected to by the Examine  10) The drawing(s) filed on is/are: a) accomplicated any not request that any objection to the Replacement drawing sheet(s) including the correct and the oath or declaration is objected to by the Example 11.	epted or b) objected to drawing(s) be held in abeya ion is required if the drawing	nce. See 37 CFR 1.85(a). g(s) is objected to. See 37 CFR 1.121(d).					
Priority under 35 U.S.C. § 119							
<ul> <li>12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).</li> <li>a) All b) Some color None of:</li> <li>1. Certified copies of the priority documents have been received.</li> <li>2. Certified copies of the priority documents have been received in Application No</li> <li>3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).</li> <li>* See the attached detailed Office action for a list of the certified copies not received.</li> </ul>							
Attachment(s)							
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date	Paper No.	Summary (PTO-413) (s)/Mail Date Informal Patent Application (PTO-152) 					

Application/Control Number: 09/828,556 Page 2

Art Unit: 2137

### **DETAILED ACTION**

1. Claims 1-20 are pending.

### Response to Arguments

2. Applicant's arguments with respect to claims 1,7, and 15 have been considered but are most in view of the new ground(s) of rejection in view of Boneh et al. (Pub No. 2002/0112167).

# Specification

3. The disclosure is objected to because it contains an embedded hyperlink and/or other form of browser-executable code. Applicant is required to delete the embedded hyperlink and/or other form of browser-executable code. See MPEP § 608.01.

## Claim Rejections - 35 USC § 103

- 4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 5. Claims 1-20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Boneh et al. (Pub No. 2002/0112167) in view of Jones et al. (US Patent No. 6,088,800).

As per claim 1, Boneh et al. teaches a device for accelerating functioning of a software application having a high overhead protocol, the device comprising: a first processor operating a software application having a one layer protocol (page 5, section 0061), a high performance processor configured to operate one layer of a protocol according to a command from the first processor (page 5, section 0061), and a memory

Art Unit: 2137

accessible to each of the first processor and the high performance processor for passing commands and data between the first processor and the high performance processor (page 5, section 0062)

However, Boneh et al. does not teach nor disclose a multi-layer protocol. Jones et al. teaches a multi-layer protocol (See column 5, lines 49-53) Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention to combine Boneh et al.'s digital signal processing system with Jones et al. accelerating encryption processing system which will allow a secure software application.

As per claim 2, Boneh et al. (as modified by Jones et al.) teaches the first processor operates a multi-layer security protocol (See column 5, lines 49-53)

As per claim 3, Boneh et al. (as modified by Jones et al.) teaches the high performance processor is configured to operate a mathematical algorithm layer of the multi-layer protocol (See Jones et al., column 7, lines 65-67, Column 8, lines 1-11).

As per claim 4, Boneh et al. (as modified by Jones et al.) teaches the high performance processor further comprises a digital signal processor (See Boneh et al., page 5, section 0061)

As per claims 5 and 6, Boneh et al. (as modified by Jones et al.) teaches the digital signal processor is further configured to operate a modular math function (See Jones et al., column 8, lines 12-67).

As per claim 7, Boneh et al. (as modified by Jones et al.) teaches a device for accelerating security protocols, the device comprising: a security protocol having one or more of an encryption algorithm and an authentication algorithm (See Boneh et al.,

Application/Control Number: 09/828,556

Art Unit: 2137

page 4, section 0054), a shared memory (See Jones et al., column 7, lines 25-38) a processor coupled to the memory and operating a first portion of a predetermined one of the security protocols (See Boneh et al., page 2, section 0024), and a high performance processor coupled to the memory and operating a second portion of the predetermined one of the security protocols (See Boneh et al., page 5, section 0061).

As per claim 8, Boneh et al. (as modified by Jones et al.) teaches the high performance processor operates the second portion of the security protocol in response to a command from the processor and returns an interrupt signal (See Boneh et al., page 5, section 0060).

As per claim 9, Boneh et al. (as modified by Jones et al.) teaches the high performance processor operates the second portion of the security protocol on data from the processor (See Boneh et al., page 5, section 0061)

As per claim 10, Boneh et al. (as modified by Jones et al.) teaches the high performance processor operates the second portion of the security protocol using a modular math function (see Jones et al., column 8, lines 12-67)

As per claim 11, Boneh et al. (as modified by Jones et al.) teaches the processor passes the data to the high performance processor via the shared memory, and the high performance processor returns a result from operating the second portion of the security protocol to the processor via the shared memory (See Jones et al., column 7, lines 25-38)

As per claim 12, Boneh et al. (as modified by Jones et al.) teaches a circuit for partitioning a multi-layer security services protocol, the circuit comprising: a shared

Art Unit: 2137

memory (See Jones et al., column 7, lines 25-38), first and second processor cores coupled to the shared memory, a multi-layer security services protocol partitioned between each of the first and second processor cores (See Jones et al., column 5, lines 49-53, column 7, lines 39-64), one or more application program interfaces operated by the first processor core for interfacing between the security services protocol and the second processor core (See Jones et al., column 17, lines 7-12), and a modular math function operating on the second processor core (See Jones et al., column 8, lines 12-67)

As per claim 13, Boneh et al. (as modified by Jones et al.) teaches the first and second processor cores are coupled together through the shared memory (See Jones et al., column 7, lines 25-38)

As per claim 14, Boneh et al. (as modified by Jones et al.) teaches the security services protocol further comprises one of an encryption algorithm and an authentication algorithm (See Boneh et al., page 4, section 0054)

As per claim 15, Boneh et al. (as modified by Jones et al.) teaches a method for accelerating a multi-layer protocol, the method comprising: partitioning a function of a multi-layer protocol in a first processor, distributing the function to a second high performance processor (See Boneh et al., page 5, section 0061) via a memory shared by both the first and second processors, performing the distributed function in the high performance processor (See Jones et al., column 6, lines 44-67, Column 7, lines 1-14), and returning a result of the distributed function from the high performance processor via the shared memory (See Jones et al., column 7, lines 25-38).

Application/Control Number: 09/828,556

Art Unit: 2137

As per claim 16, Boneh et al. (as modified by Jones et al.) teaches the distributed function further comprises performing the distributed function in response to a command from a first processor (See Jones et al., column 13, lines 7-32)

As per claim 17, Boneh et al. (as modified by Jones et al.) teaches the first processor performs the partitioning of the function. (See Jones et al., column 9, lines 41-62)

As per claim 18, Boneh et al. (as modified by Jones et al.) teaches performing the distributed function comprises operating an algorithm to perform the function. (See Jones et al., column 15, lines 39-55, column 16, lines 47-51)

As per claim 19, Boneh et al. (as modified by Jones et al.) teaches the algorithm is a modular math function (See Jones et al., column 8, lines 12-67)

As per claim 20, Boneh et al. (as modified by Jones et al.) teaches the multi-layer protocol is a security layer (See Jones et al., Column 5, lines 49-53)

### Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Courtney D. Fields whose telephone number is 571-272-3871. The examiner can normally be reached on Mon - Thurs. 6:00 - 4:00 pm; off every Friday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Emmanuel Moise can be reached on 571-272-3865. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Application/Control Number: 09/828,556

Art Unit: 2137

Page 7

Art Unit 2137

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

cdf

September 6, 2005